potential advantages over lateral GaN transistors: 1) higher breakdown voltage (BV) and current for a given chip area; 2) superior reliability and 3) easier thermal management [1] . Until now, several structures have been demonstrated for vertical GaN power transistors, such as current-aperture vertical electron transistors (CAVETs) [2] [3] [4] and trench MOSFETs [5] [6] [7] . However, the fabrication of these devices requires either the epitaxial regrowth or p-type GaN layers, which either greatly increases the fabrication complexity and cost, or limits the channel carrier mobility.
Recently, the GaN vertical power FinFET [8] [9] [10] (Fig. 1 (a) ) was demonstrated. This transistor overcomes most of the challenges of CAVETs and trench MOSFETs as it only needs n-GaN layers and does not require epitaxial regrowth. The current in this device is controlled through the fin-shaped n-GaN channels with all-around gate stacks. In narrow fin channels, all electrons can be depleted at zero gate bias due to the work function difference between the gate metal 0741-3106 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Besides BV and R on,sp , device capacitance and charges were characterized for power switching considerations. Switching FOMs were derived and then used to benchmark these devices with other existing 0.9-1.2 kV power transistors.
II. DEVICE FABRICATION & STATIC PERFORMANCE
The epitaxial structure in this work consists of a 0.3 μm-thick n + -GaN cap layer and 9.5 μm-thick n − -GaN drift layer (N D ∼ 4 × 10 15 cm −3 ), grown by MOCVD on 2-inch n + -GaN substrates. As shown in Fig. 1(c) , the large-area device consists of 498 fins with 350-μm fin length and 183 fins with 200-μm fin length. The fin width, fin spacing and height are 0.18 μm, ∼0.92 μm and ∼1 μm, respectively. The area of active device regions is 0.23 mm 2 . The total device area, including the source/gate pad areas, is ∼0.45 mm 2 . Device fabrication started with the fin etch and corner rounding [9] , [11] . Edge termination was then formed, for the first time in vertical GaN FinFETs, below the gate pad edges by argon implantation [12] , [13] . The details of edge termination will be elaborated in a future paper. After edge termination, the remaining fabrication steps for spacer oxides and gate, source and drain contacts were similar to our previous report [8] . Fig. 1 (b) shows a cross-section scanning electron microscopy (SEM) image of the fin region. Fig. 2 (a) shows the device output characteristics. The threshold voltage (V th ) is 1.3 V (at I DS = 2 mA) with almost no hysteresis. A high drain current over 5 A and a R on of 0.9 (a R on,sp of 2.1 m · cm 2 normalized with the active device area) were obtained. Fig. 2(b) shows the reverse conduction characteristics, revealing a reverse turnon voltage (V on,reverse ) of 0.8 V, which is much smaller than the one in SiC/GaN MOSFETs (typically 2∼3 V) as no pn junctions are present in our FinFETs. This low V on,reverse can reduce the power loss and eliminate the need for paralleling a freewheeling diode in many switching applications. Fig. 2(c) shows the off-state characteristics, revealing a destructive BV over 1.2 kV with a μA-level leakage current at BV. The leakage current at high bias exhibits a ln (I ) ∝ V relation, indicating the variable-range-hopping through dislocations as the dominant leakage mechanism [14] .
Device junction capacitances C ds , C gs and C gd were measured as a function of V DS (Fig. 3 (a) ). C gs and C gd dominate the device capacitance, while C ds is very small as the fin region is fully depleted at zero gate bias. Fig. 3  (b) illustrates the main components of C gs and C gd in both device active regions and pad/edge regions. The C gs in device active regions consists of three parts: intrinsic gate-source capacitance, C act gs,int , vertical parasitic capacitance, C act gs,ver , and lateral parasitic capacitance, C act gs,lat . The C gs in the pad/edge regions only has the C act gs,ver component. The C gd consists of two parts: MOS capacitance, C gs,ox , and drift-layer-depletion capacitance, C gs,Ga N . With the geometry parameters extracted from Fig. 1(b) , all oxide-based capacitances can be calculated based on the parallel-plate approximation. Fig. 3 (c) shows the calculated components break-out for C gs and C gd . The parasitic capacitance in the pad/edge regions can be further reduced by optimizing the device layout to minimize the source-gate overlap and gate pad areas in these regions.
Input capacitance C iss (= C gs + C gd ), output capacitance C oss (= C gd + C ds ), and reverse capacitance C rss (= C gd ), were then calculated, showing lower values than comparable 1.2 kV SiC and Si power transistors (see Table I ).
III. SWITCHING CHARGES & FOMS
In general, device power loss under switching operations consists of the conduction losses, switching losses and the 
where D is the duty cycle and f sw is the switching frequency. Based on the dominant switching loss in specific switching applications, different FOMs have been proposed to benchmark the performance of power devices, such as the R on · Q gd for high-voltage hard-switching [16] and the R on ·(Q oss + Q G ) for resonant and soft-switching [17] . In these FOMs, the R on accounts for conduction losses and the charges account for switching losses. To evaluate the performance of our new GaN vertical FinFETs in a broad range of power switching applications, the following power switching FOM is used considering all possible conduction and switching losses:
This FOM is independent of device area or current ratings, and is suitable for evaluating our devices for both hard and soft switching (as Q oss ≈ Q gd for our devices). As only majority carriers are involved in our devices, Q rr ≈ 0. Q G is the charge provided by the gate driver to charge the C iss . As C iss changes very little with junction biases, Q G ≈ C iss V G , where V G is the gate bias for device on-state operation (V G = 5V ). Q gd is charge depleted in the drift region in the off-state. As the drift layer is designed to be fully depleted at 1. 
Switching frequency of power devices is a compromise between the conduction and switching losses. Sound design typically requires these two losses to be about the same [18] . Given this design approach, from Eqn. (1), a practical f sw of ∼3.5 MHz is calculated for our 1.2 kV GaN vertical FinFETs, which is much higher than 1.2 kV Si IGBTs (10-20 kHz). Table I benchmarks the key device metrics of our 1.2 kV GaN vertical FinFETs, including the chip area, R on , BV, V th , capacitances, charges and FOMs, against state-of-the-art commercial 0.9-1.2 kV Si and SiC [19] power transistors. Other large-area 0.9-1.2 kV GaN devices at the R&D level [2] , [5] , [20] are also included, although there is no complete experimental data reported so far for the capacitance and charges of these devices. As shown, our device exhibited the best power switching FOMs among all 0.9-1.2 kV power transistors. This is attributable to the combination of the superior physical properties of GaN and the merits of our vertical FinFET (small capacitances, low V G and no Q rr ).
Despite the excellent performance, there is still much room for improvement in our GaN vertical FinFETs. If the pad capacitances can be minimized, the FOM could be reduced to ∼ 2 n · C. Also, the R on,sp , capacitances and charges can be greatly improved by shrinking the fin spacing. From the fabrication point of view, the fin spacing could be well reduced to below 0.3 μm. We will discuss this more comprehensively in a future paper.
IV. SUMMARY
This work demonstrates a large-area 1.2 kV, 5 A GaN vertical power FinFET. Our device shows superior power switching FOMs when compared to commercial 0.9-1.2 kV Si and SiC power transistors. This performance demonstrates the great potential of GaN vertical FinFETs for next-generation medium-voltage and high-frequency power applications.
